
LTR									F	REVISI	ONS										
B September September	LTR						DESCR	RIPTIO	٧					DA	TE (YI	R-MO-I	DA)		APPR	ROVED	
C	А						JX, t _{T2} ,	T _{DA} te	sts and	d switch	n footno	otes 2 a	and 3		00-0	8-21			R. M	lonnin	
D Make changes to UV- in table I, added footnote to 1.5 and table I - gt 03-06-19 R. Monnin	В	Make	e chang ified in	ges to S table I.	SEP as – ro	specifi	ied und	er 1.5	and I _{CC}	S, t _{T1} ,	t _{T2} tes	ts as			00-0	9-20			R. M	lonnin	
REV	С	Make	e corre	ction to	PWR	PWR pin description as specified in figure 1 ro								01-1	2-14			R. Monnin			
REV	D	Make	e chang	ges to l	JV- in t	ne conditions column for the t _{T2} and T _{DA} tests as specified								03-0	6-19						
REV	Е	Make	e chang er Table	ges to t	he con									08-0	7-30						
SHEET	F	Add	device	type 02	2 drw	-								13-0	5-03		C	Charles	F. Saff	le	
SHEET																					
REV																					
SHEET				Ì																	
REV STATUS OF SHEETS REV F F F F F F F F F F F F F F F F F F F		· ·																			
SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14			1																		
PMIC N/A PREPARED BY Rick Officer DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil APPROVED BY Raymond Monnin APPROVED BY Raymond Monnin DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A PREVISION LEVEL FOR USE BY ALL DEPARTMENT OF DEFENSE AMSC N/A PREVISION LEVEL SIZE CAGE CODE A 67268 F 5962-00521			1		18	19		21		-											
STANDARD MICROCIRCUIT DRAWING APPROVED BY Raymond Monnin DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A Rick Officer DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil MICROCIRCUIT, DIGITAL-LINEAR, COMPLEMENTARY SWITCH FET DRIVER, MONOLITHIC SILICON MICROCIRCUIT, DIGITAL-LINEAR, COMPLEMENTARY SWITCH FET DRIVER, MONOLITHIC SILICON REVISION LEVEL A 67268 5962-00521	OF SHEETS		1		18 RE\	19		21 F	-	-	-	-	-	1	-	-	<u> </u>	1		ļ -	
MICROCIRCUIT DRAWING APPROVED BY Rajesh Pithadia APPROVED BY Raymond Monnin DRAWING S AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Rajesh Pithadia MICROCIRCUIT, DIGITAL-LINEAR, COMPLEMENTARY SWITCH FET DRIVER, MONOLITHIC SILICON REVISION LEVEL F SIZE CAGE CODE A 67268 5962-00521			1		18 RE\ SHE	19 / EET	20	21 F	-	-	-	-	-	1	-	-	<u> </u>	1		ļ -	
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A APPROVED BY Raymond Monnin MICROCIRCUIT, DIGITAL-LINEAR, COMPLEMENTARY SWITCH FET DRIVER, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-00521	PMIC N/A		1		18 RE\ SHE	19 / EET	20 D BY	21 F 1	-	-	-	-	6	7 DLA I	8 LAND	9 AND	10 MAF	11	12 E	ļ -	
DEPARTMENT OF DEFENSE 00-07-26 REVISION LEVEL SIZE CAGE CODE A 67268 5962-00521	PMIC N/A STA MICRO	OCIRO	16		18 RE\ SHE PRE	19 / EET PAREI	20 D BY Rick (21 F 1	2	-	-	-	6	7 DLA I	8 LAND	9 AND	10 MAF O 432	11 RITIMI 218-39	12 E 990	13	
AMSC N/A A 67268 5962-00521	STA MICRO DRA THIS DRAWII FOR U DEPA	OCIRO AWIN NG IS A ISE BY RTMEN	RD CUIT G	17	18 RE\ SHE PRE	19 / PAREI CKED F ROVEI	20 D BY Rick (BY Rajesh D BY aymon	21 F 1 Officer Pithadi	a a	-	MIC CO	5 SROC MPLE	CC http:	DLA IDLUM	AND BUS, w.land	9 ANE OHIO dand	D MAR D 432 mariti	11 RITIMI 218-39 ime.d	12 E 990 la.mil	13	
	STA MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	OCIRO AWIN NG IS A ISE BY RTMEN NCIES O	RD CUIT G AVAILAI ALL ITS OF THE DEFEN	17	18 RE\ SHE PRE	19 / PAREI CKED I ROVEI R	D BY Rick (BY Rajesh D BY aymon	21 F 1 Officer Pithadi	a a	-	MIC CO MO	SROC MPLE NOL	CC http:	DLA I	AND BUS, w.land	9 ANE OHIO dand	D MAR D 432 mariti	RITIMI 218-39 ime.d	E 990 la.mil	13	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V) and for appropriate satellite and similar applications (device class T). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN. For device class T, the user is encouraged to review the manufacturer's Quality Management (QM) plan as part of their evaluation of these parts and their acceptability in the intended application.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q, T and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function
01	IS-1715ARH	Radiation hardened, complementary switch field effect transistor (FET) driver
02	UC1715-SP	Complementary switch FET drivers

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Q or V	Certification and qualification to MIL-PRF-38535
Т	Certification and qualification to MIL-PRF-38535 with performance as specified in the device manufacturers approved quality management plan.

1.2.4 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
Χ	CDFP4-F16	16	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q, T and V or MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

1.3 Absolute maximum ratings. 1/

<u> </u>	
Supply voltage range (V _{CC}) device type 01	10 V dc to 20 V dc
Supply voltage (V _{CC}) device type 02	20 V dc
DC input voltage range (V _{IN}):	
Device type 01	0 V to Vcc
Device type 02	
Output current, high (I _{OH}) device type 02:	
Power driver continuous	-100 mA
Power driver peak	
Auxiliary driver continuous	
Auxiliary driver peak	-500 mA
Output current, low (I _{OL}) device type 02:	
Power driver continuous	
Power driver peakAuxiliary driver continuous	
Auxiliary driver continuous	
Junction temperature (T _J):	170
Device type 01	±175°C
Device type 02	
Storage temperature range	
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (θ _{JC}):	
Device type 01	18°C/W
Device type 02	
Thermal resistance, junction-to-ambient (θ _{JA}):	
Device type 01	90°C/W
Device type 02	
1.4 Recommended operating conditions.	
Supply voltage range (V _{CC}):	
Device type 01	10 V dc to 18 V dc
Device type 02	
Ambient operating temperature range (T _A) device type 01	-55°C to +125°C
Operating temperature range (T _A = T _J) device type 02	-55°C to +125°C
1.5 Radiation features	
SEP effective let number upsets	> 90 MeV / (cm ² /mg)
Maximum total dose available (dose rate = $50 - 300 \text{ rads}(\text{Si}) / \text{s}$): $2/$	> 00 MOV / (oill /ilig)
Device classes Q, or V	3 x 10 ⁵ rads(Si)
Device class T	_ ` '
Dose rate latch-up	` '
2000 rato ratori up	140110 0/

Guaranteed by design or process but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883, method 1019, condition A.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q, T and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
 - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q, T and V.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Timing diagram. The timing diagram shall be as specified on figure 2.
- 3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 4

Test	Symbol									
		Conditions <u>1/</u> Device type 01:			Group A	Device	Lin	nits	Unit	
			$T_A \le +125^{\circ}C$		subgroups	type				
			10 V to 18 V, BL ≥ 3 V;							
			ce type 02:							
			√ ≤ +125°C (T)	•						
			15 V, ENBL \ge R _T 2 = 100 kΩ							
			erwise specifi				Min	Max	1	
OVERALL section	l	1 4111000 0111	or wide openin	lou			171111	Wax	1	
Operating voltage range	V _{CC}				1, 2, 3	01	10	18	V	
			M,D,P,L,R,I	F <u>2</u> /	1		10	18		
					1, 2, 3	02	7	18		
Input current, nominal	Icc				1, 2, 3	01	1.0	6.0	mA	
			M,D,P,L,R,I	F <u>2</u> /	1		1.0	6.0		
		ENBL = 3 V			1, 2, 3	02		25		
Input current, sleep mode	Iccs	ENBL = 0.8	V		1, 2, 3	01	300	900	μА	
			M,D,P,L,R,I	F <u>2</u> /	1		300	900		
					1, 2, 3	02		300		
Under voltage, rising threshold	UV+				1, 2, 3	01	8.5	9.5	V	
			M,D,P,L,R,I	F <u>2</u> /	1		8.5	9.5		
Under voltage, falling threshold	UV-				1, 2, 3	01	7.7	8.8	V	
			M,D,P,L,R,I	F <u>2</u> /	1		7.7	8.8		
Under voltage delta	UVD				1, 2, 3	01	0	2.0	V	
			M,D,P,L,R,I	F <u>2</u> /	1		0	2.0		
Power driver (PWR) section	_									
Pre turn-on PWR output, low	V _{PPWR}	V _{CC} = 0 V, I I _{OUT} = 10 m	ENBL ≤ 0.8 V nA	,	1, 2, 3	All		2.0	V	
			M,D,P,L,R,I	F <u>2</u> /	1	01		2.0		
PWR pin output low, saturation	V _{PWR}	INPUT = 0.8 I _{OUT} = 40 m	•		1, 2, 3	All		1.0	V	
			M,D,P,L,R,F	<u>2</u> /	1	01		1.0		
				INPUT = 0.8 V , $I_{OUT} = 100 \text{ mA}$		1, 2, 3	All		1.5	
			M,D,P,L,R,F	<u>2</u> /	1	01		1.5		
See footnotes at end of table).									
STAN	IDARD			SIZE A				F.0	62-0052 ⁻	

REVISION LEVEL F

SHEET

5

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

Toot	Cumbal	Conditions 1/ Device type 01:		Croup A	Davisa	Device Limits		Unit
Test	Symbol	V _{CC} = EN Devi	$\le T_A \le +125$ °C 10 V to 18 V, BL ≥ 3 V; ce type 02: $X \le +125$ °C ($T_A = 125$ °C)	Group A subgroups	type			Unit
			15 V, ENBL ≥ 2 V,					
		R _T 1 = 1	$R_T 2 = 100 \text{ k}\Omega$					
		unless oth	nerwise specified			Min	Max	
Power driver (PWR) section	n – continued	l.						
PWR pin output high, saturation	V _{CC} - V _{PWR}	INPUT = 3.0 I _{OUT} = -40		1, 2, 3	01		1.0	V
			M,D,P,L,R,F <u>2</u> /	1	1		1.0	
				1, 2, 3	02		3	
		INPUT = 3.0		1, 2, 3	01		1.5	
			M,D,P,L,R,F <u>2</u> /	1			1.5	
				1, 2, 3	02		3	
Rise time	T _{RP}	C _L = 2200 p	oF	9, 10, 11	01	15	50	ns
			M,D,P,L,R,F <u>2</u> /	9		15	50	
				9, 10, 11	02		60	
Fall time	T _{FP}	C _L = 2200 p	oF	9, 10, 11	01	15	50	ns
			M,D,P,L,R,F <u>2</u> /	9	=	15	50	
				9, 10, 11	02		60	
T1 input pin delay, AUX to PWR	t _{T1}	INPUT risin	g edge, <u>3/ 4</u> /	9, 10, 11	All	45	200	ns
			M,D,P,L,R,F <u>2</u> /	9	01	45	200	
		INPUT risin R _{T1} = 100 k	g edge, $3/4$	9, 10, 11	All	250	1300	
			M,D,P,L,R,F <u>2</u> /	9	01	250	1300	
PWR propagation delay	T _{DP}	INPUT fallir 50% points	ng edge at <u>5</u> /	9, 10, 11	01	50	300	ns
			M,D,P,L,R,F <u>2</u> /	9		50	300	
				9, 10, 11	02		300	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	6

T	0	Conditions Device type		O===== A	Desid	Limits		Unit
Test	Symbol	-55°C ≤ T _A ≤ +	125°C	Group A subgroups	Device type	Lir	nits	Unit
		V _{CC} = 10 V to ENBL ≥ 3 V		.				
		Device type						
		-55°C ≤ T _A ≤ +125						
		T_J), $V_{CC} = 15 \text{ V, E}$ $R_T 1 = R_T 2 = 1$	-					
		unless otherwise				Min Max		_
Auxiliary (AUX) section		uniess otherwise	specified			IVIIII	IVIAX	
AUX pre turn-on AUX output, low	VPAUX	$V_{CC} = 0 \text{ V, ENBL} \le 10 \text{ mA}$	0.8 V,	1, 2, 3	All		2.0	V
			P,L,R,F <u>2</u> /	1	01		2.0	_
AUX pin output low, saturation		INPUT = 3.0 V, I _{OUT} = 40 mA		1, 2, 3	All		1.0	V
		M,D,F	P,L,R,F <u>2</u> /	1	01		1.0	
		INPUT = 3.0 V, I _{OUT} = 100 mA		1, 2, 3	All		1.5	
		M,D,F	P,L,R,F <u>2</u> /	1	01		1.5	
AUX pin output high, saturation	V _{CC} -	INPUT = 0.8 V, I _{OUT} = -40 mA		1, 2, 3	01		1.0	V
		M,D,F	P,L,R,F <u>2</u> /	1			1.0	
				1, 2, 3	02		3	1
		INPUT = 0.8 V, I _{OUT} = -100 mA		1, 2, 3	01		1.5	
		M,D,F	P,L,R,F <u>2</u> /	1			1.5	
				1, 2, 3	02		3	
Rise time	T _{RP}	C _L = 2200 pF		9, 10, 11	01	15	50	ns
		M,D,F	P,L,R,F <u>2</u> /	9		15	50	1
				9, 10, 11	02		60	1
Fall time	T _{FP}	C _L = 2200 pF		9, 10, 11	01	15	50	ns
		M,D,F	P,L,R,F <u>2</u> /	9		15	50	1
				9, 10, 11	02		60	1
AUX propagation delay	T _{DA}	INPUT rising edge	at <u>5</u> /	9, 10, 11	01	50	185	ns
		M,D,F	P,L,R,F <u>2</u> /	9		50	185	
				9, 10, 11	02		185	
See footnotes at end of table	——— e.				_			
			SIZ	T			1	

REVISION LEVEL F

SHEET

7

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

			ditions <u>1</u> / ce type 01:					
Test	Symbol		T _A ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
			10 V to 18 V,	Subgroups	type			
			BL ≥ 3 V;					
			ce type 02: √ ≤ +125°C (T _A =					
			15 V, ENBL ≥ 2 V,					
			R _T 2 = 100 kΩ					
		unless oth	erwise specified			Min	Max	
Auxiliary (AUX) section – co	ntinued	l	·				l	
T2 input pin delay, PWR to AUX	t _{T2}	INPUT fallin	g edge, <u>3</u> / <u>4</u> /	9, 10, 11	01	50	130	ns
			M,D,P,L,R,F <u>2</u> /	9		50	130	
				9, 10, 11	02	45	130	
		INPUT fallin R _{T2} = 100 k	g edge, <u>3</u> / <u>4</u> / Ω	9, 10, 11	All	200	700	-
			M,D,P,L,R,F <u>2</u> /	9	01	200	700	
ENABLE section							l	ı
Input threshold voltage	VIT			1, 2, 3	All		2.8	V
			M,D,P,L,R,F <u>2</u> /	1	01		2.8	
Input current high	lін	ENABLE pir	n = 15 V	1, 2, 3	All	-10	10	μА
			M,D,P,L,R,F <u>2</u> /	1	01	-10	10	
Input current low	IIL	ENABLE pir	n = 0 V	1, 2, 3	All	-15	15	μА
			M,D,P,L,R,F <u>2</u> /	1	01	-15	15	
T1 input section							1	ı
Current limit	T _{1CL}	T1 input = 0	V	1,2,3	01	-5.5	-1.6	mA
			M,D,P,L,R,F <u>2</u> /	1		-5.5	-1.6	
				1, 2, 3	02	-2.0	-0.5	
Nominal voltage at T1 pin	T _{1NV}			1, 2, 3	All	2.7	3.3	V
			M,D,P,L,R,F <u>2</u> /	1	01	2.7	3.3	1
Minimum T1 pin delay	T _{1DM}	T1 pin = 2.5	V <u>5</u> /	9, 10, 11	01	25	120	ns
			M,D,P,L,R,F <u>2</u> /	9		25	120	1
			<u> </u>	9, 10, 11	02		80	1

See footnotes at end of table.

STANDARD				
MICROCIRCUIT DRAWING				
DLA LAND AND MARITIME				
COLUMBUS, OHIO 43218-3990				

SIZE A		5962-00521
	REVISION LEVEL F	SHEET 8

	IADLI	: i. <u>Electrical perior</u>	mance charac	<u>iteristics</u> – cor	illilueu.			
Test	Symbol	Conditions $\underline{1}/$ Device type 01 : $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $V_{CC} = 10 \text{ V to } 18 \text{ V,}$ $ENBL \geq 3 \text{ V;}$ Device type 02 : $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C \text{ (}T_{A} = T_{J}), V_{CC} = 15 \text{ V, } ENBL \geq 2 \text{ V,}$ $R_{T}1 = R_{T}2 = 100 \text{ k}\Omega$		Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise	e specified			Min	Max	
T2 input section								
Current limit	T _{2CL}	T2 input = 0 V		1, 2, 3	01	-5.5	-2.1	mA
		M,D	,P,L,R,F <u>2</u> /	1		-5.5	-2.1	1
				1, 2, 3	02	-2.0	-0.5	1
Nominal voltage at T2 pin	T _{2NV}			1, 2,3	All	2.7	3.3	٧
		M,D	,P,L,R,F <u>2</u> /	1	01	2.7	3.3	1
Minimum T2 pin delay	T _{2DM}	T2 pin = 2.5 V <u>5</u> /	1	9, 10, 11	01	20	80	ns

TABLE L. Electrical performance characteristics - continued

INPLIT section

INPOT Section								
Input threshold voltage	VIT			1, 2, 3	All		2.8	٧
			M,D,P,L,R,F <u>2</u> /	1	01		2.8	
Input current high	lіН	INPUT = 15	V	1,2,3	All	-10	10	μА
			M,D,P,L,R,F <u>2</u> /	1	01	-10	10	
Input current low	I _{IL}	INPUT = 0 \	V	1,2,3	All	-20	20	μА
			M,D,P,L,R,F <u>2</u> /	1	01	-20	20	

M,D,P,L,R,F 2/

9

9, 10, 11

20

02

80

80

- RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, R, F of irradiation (classes Q, and V) and levels M, D, P, L, R for class T. However, this device (classes Q, and V) is only tested at the F level and class T is only tested at the R level. Pre and Post irradiation values are identical unless otherwise specified in Table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C (see 1.5 herein).
- These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883, method 1019, condition A.
- T1 and T2 delay is defined as the time between the 50% transition point of AUX (PWR) and the 50% transition point of PWR (AUX) with no capacitive load on either output.
- For device type 02, the parameter is guaranteed to the limit specified by characterization, but not production tested.
- Propagation delays are measured from the 50% point of the input signal to the 50% point of the output signal's transition with no load on outputs.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	9

Device type	01	02
Case outline	Х	F
Terminal number	Termina	l symbol
1	NC	NC
2	Vcc	Vcc
3	PWR	PWR
4	GND	GND
5	GND	GND
6	AUX	AUX
7	NC	NC
8	NC	NC
9	NC	NC
10	Vcc	NC
11	T2	T2
12	GND	NC
13	GND	NC
14	INPUT	INPUT
15	T1	T1
16	ENABLE	ENABLE

NC = No connect

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	10

Symbol	Description
NC	No connection
Vcc	Chip positive supply (10 V – 20 V device type 01), (7 V – 20 V device type 02)
PWR	Output. PWR switches immediately (neglecting propagation delay) at INPUT's falling edge but is delayed after the rising edge by the value of the resistance on T1. PWR is capable of sinking and sourcing (3.0 A device type 01), (2.0 A device type 02) of peak gate drive current. During sleep mode, PWR is active low.
GND	Chip negative supply.
AUX	Output. AUX switches immediately (neglecting propagation delay) at INPUT's rising edge but is delayed after the falling edge before switching by the value of the resistance on T2. AUX is capable is sinking and sourcing (3.0 A device type 01), (sinking 1.0 A, sourcing 0.5 A device type 02) of peak gate drive current. During sleep mode, AUX is active low.
Vcc	Chip supply (device type 01, 10 V – 20 V), (device type 02, 7 V – 20 V)
T2	Input. A resistor to ground programs the time delay between PWR switch turn-off and AUX turn-on.
INPUT	Input. INPUT switches at TTL logic levels but the allowable range is from 0 V to V _{CC} allowing direct connection to most common IN PWR controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output.
T1	Input. A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on.
ENABLE	Input. The ENABLE input switches at TTL logic levels, but the allowable range is from 0 to V $_{CC}$. The ENABLE input will place the device into sleep mode when it is a logic low. The current into V $_{CC}$ during the sleep mode is typically 500 μ A.

FIGURE 1. <u>Terminal connections</u> – continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	11




FIGURE 3. Timing diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 12

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q, T and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q, T and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q, T and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q, T and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q, T and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q, T and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class T, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 and the device manufacturer's QM plan including screening, qualification, and conformance inspection. The performance envelope and reliability information shall be as specified in the manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device classes Q, T and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class T, screening shall be in accordance with the device manufacturer's Quality Management (QM) plan, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes Q, T and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q, T and V.</u> Qualification inspection for device classes Q, T and V shall be in accordance with MIL-PRF-38535. Qualification inspection for device class T shall be in accordance with the device manufacturer's Quality Management (QM) plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q, T and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Technology conformance inspection for class T shall be in accordance with the device manufacturer's Quality Management (QM) plan.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 13

4.4.1 Group A inspection.

- Tests shall be as specified in table IIA herein.
- b. Subgroups 4, 5, 6, 7, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

TABLE IIA. Electrical test requirements.

Test requirements	M	Subgroups (in accordance with IL-PRF-38535, table	III)
	Device class Q	Device class V	Device class T
Interim electrical parameters (see 4.2)	1, 9	1, 9	As specified in QM plan
Final electrical parameters (see 4.2)	1, 2, 3, 9, 10, 11 <u>1</u> /	1, 2, 3, 9, 10, 11 <u>2</u> /, <u>3</u> /	As specified in QM plan
Group A test requirements (see 4.4)	1, 2, 3 ,9, 10, 11	1, 2, 3, 9, 10, 11	As specified in QM plan
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 9, 10, 11	1, 2, 3, 9, 10, 11 <u>3</u> /	As specified in QM plan
Group D end-point electrical parameters (see 4.4)	1, 9	1, 9	As specified in QM plan
Group E end-point electrical parameters (see 4.4)	1 ,9	1, 9	As specified in QM plan

^{1/} PDA applies to subgroup 1.

TABLE IIB. Burn-in delta parameters (+25°C).

Parameters	Symbol	Device type	Delta limits
Input current, nominal	Icc	01	±100 μA
		02	±750 μA
Input current, low	IJЦ	All	±1.0 μA

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.2 Additional criteria for device classes Q, T and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	14

^{2/} PDA applies to subgroups 1, 9, and deltas.
3/ Delta limits (see table IIB) shall be required and the delta values shall be computed with reference to the zero hour electrical parameters (see table I).

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Group E inspection for device class T</u>. For device class T, the RHA requirements shall be in accordance with the class T radiation requirements of MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.2 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein. For device class T, the total dose requirements shall be in accordance with the class T radiation requirements of MIL-PRF-38535.
- 4.4.4.2.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.3 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.5 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract SEP testing shall be required on class T and V devices (see 1.5 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be \geq 100 errors or \geq 10^6 ions/cm 2 .
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 micron in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
 - g. Test four devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		596
DLA LAND AND MARITIME		REVISION LEVEL	SHEET

5962-00521

15

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q, T and V.

6. NOTES


- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q, T and V</u>. Sources of supply for device classes Q, T and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	16

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type</u>. The device type identifies the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	IS-1715ARH	Radiation hardened complementary switch
		field effect transistor (FET) driver

A.1.2.3 Device class designator.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD		
MICROCIRCUIT DRAWING		

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-00521
	REVISION LEVEL F	SHEET 17

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad locations and related electrical functions, interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.2 <u>Die bonding pad locations and electrical functions</u>.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

01 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.
- A.2 APPLICABLE DOCUMENTS.
- A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	18

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
 - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
 - A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
 - A.3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.3 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.
- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00521
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	19

A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table II herein. Group E tests and conditions are as specified in paragraphs 4.4.4, 4.4.4.1, 4.4.4.2, 4.4.4.2.1, 4.4.4.3, and 4.4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.


A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime -VA, Columbus, Ohio, 43218-3990 or telephone (614)-692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed within MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD		
MICROCIRCUIT DRAWING		

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-00521
	REVISION LEVEL F	SHEET 20



Die bonding pad locations and electrical functions

Die physical dimensions.

Die size: 129 mils x 174 mils Die thickness: 19 mils ± 1 mil

Interface materials.

Top metallization: AL, Si, Cu 16.9 kÅ ±2 kÅ Backside metallization: NONE (Silicon)

Glassivation.

Type: Phosphorus silicon glass (PSG)

Thickness: 8.0 kÅ ±1.0 kÅ

Substrate: Single crystal silicon

Assembly related information.

Substrate potential: Unbiased (DI)

Special assembly instructions: (1.) All double size pads are double bonded.

(2.) All pin 2 and pin 10 V_{CC} pads are bonded to V_{CC} for power and noise considerations. (These are lead-frame connected in packaged

devices.)

FIGURE A-1. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-00521
		REVISION LEVEL F	SHEET 21

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-05-03

Approved sources of supply for SMD 5962-00521 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962F0052101QXC	34371	IS9-1715ARH-8
5962R0052101TXC	34371	IS9-1715ARH-T
5962F0052101VXC	34371	IS9-1715ARH-Q
5962F0052101V9A	34371	IS0-1715ARH-Q
5962-0052102VFA	01295	UC1715W-SP

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
34371	Intersil Corporation 1001 Murphy Ranch Road Milpitas, CA 95035-6803
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Ln. PO Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.